JPH0334920Y2 - - Google Patents
Info
- Publication number
- JPH0334920Y2 JPH0334920Y2 JP1986100309U JP10030986U JPH0334920Y2 JP H0334920 Y2 JPH0334920 Y2 JP H0334920Y2 JP 1986100309 U JP1986100309 U JP 1986100309U JP 10030986 U JP10030986 U JP 10030986U JP H0334920 Y2 JPH0334920 Y2 JP H0334920Y2
- Authority
- JP
- Japan
- Prior art keywords
- resin
- land portion
- lead frame
- bonded
- conductive layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
Landscapes
- Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1986100309U JPH0334920Y2 (en]) | 1986-06-30 | 1986-06-30 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1986100309U JPH0334920Y2 (en]) | 1986-06-30 | 1986-06-30 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS636751U JPS636751U (en]) | 1988-01-18 |
JPH0334920Y2 true JPH0334920Y2 (en]) | 1991-07-24 |
Family
ID=30970013
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1986100309U Expired JPH0334920Y2 (en]) | 1986-06-30 | 1986-06-30 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0334920Y2 (en]) |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5461556U (en]) * | 1977-10-07 | 1979-04-28 | ||
JPS58441U (ja) * | 1981-06-25 | 1983-01-05 | 富士通株式会社 | プラスチツクパツケ−ジ |
JPS58440U (ja) * | 1981-06-25 | 1983-01-05 | 富士通株式会社 | プラスチツクパツケ−ジ |
JPS61136249A (ja) * | 1984-12-06 | 1986-06-24 | Nec Kansai Ltd | ハイブリツドic |
-
1986
- 1986-06-30 JP JP1986100309U patent/JPH0334920Y2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS636751U (en]) | 1988-01-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0334920Y2 (en]) | ||
KR970024043A (ko) | 금속성 전자 부품 패키지 장치(metallic electronic component package device) | |
JP2712967B2 (ja) | 半導体装置 | |
JP2593524Y2 (ja) | ハイブリッドic | |
JP3284604B2 (ja) | 放熱板付樹脂封止半導体装置の製造方法 | |
JP3902276B2 (ja) | 混成集積回路装置 | |
JPS61136249A (ja) | ハイブリツドic | |
JP2728996B2 (ja) | 多端子接続構造 | |
JPH03276788A (ja) | 集積回路搭載用セラミックス基板 | |
JP7478554B2 (ja) | 面実装型抵抗器 | |
JPS624860B2 (en]) | ||
JPH1126897A (ja) | 基板実装構造 | |
JPS6143857B2 (en]) | ||
JPH035662B2 (en]) | ||
JPH08250836A (ja) | 印刷配線板の追加部品実装構造 | |
JP2711116B2 (ja) | 磁気抵抗素子 | |
JP2751365B2 (ja) | 半導体装置 | |
JPH081977B2 (ja) | 基板の接続構造 | |
JPS61269343A (ja) | セラミツクパツケ−ジ | |
JPH0252402B2 (en]) | ||
JPH08167762A (ja) | 厚膜混成集積回路 | |
JP2923285B1 (ja) | 金属箔抵抗器 | |
JPH039341Y2 (en]) | ||
JPS61193401A (ja) | チツプ形正特性サ−ミスタ | |
JPH01243564A (ja) | 半導体装置の製造方法 |